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Abstract: This work addresses the methods to solve Very Large Scale Integration (VLSI)
circuit partitioning problem with dual objectives, viz., 1. Minimizing the number of inter-
connection between partitions, that is, the cut size of the circuit and 2. Balancing the area
occupied by the partitions. In this work an efficient hybrid Genetic Algorithm (GA) incor-
porating the Taguchi method as a local search mechanism has been developed to solve both
bipartitioning and recursive partitioning problems in VLSI design process. The systematic
reasoning ability of the Taguchi method incorporated after the crossover operation of GA,
has improved the searching ability of GA. The proposed Hybrid Taguchi Genetic Algorithm
(HTGA) has been tested with fifteen popular bench mark circuits of ISCAS 89 (Interna-
tional Symposium on Circuit and Systems-89). The results of experiments conducted, have
proved that HTGA is able to converge faster in reaching the nearer-to-optimal solutions. The
performance of the proposed HTGA is compared with that of the standard GA and Tabu
Search method reported in the literature. It is found that the proposed HTGA is superior
and consistent both in terms of number of iterations required to reach nearer-to-optimal
solution and also the solution quality.
Key Words: VLSI, partitioning, genetic algorithm, Taguchi method, cut size, multi-
partitioning.
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§1. Introduction
During the Very Large Scale Integration (VLSI) design process, the complex circuit compris-
ing of elements like gates, buffers, Input/Output ports which are inter connected by wires is
divided into subsets, that is, modules [10,16] as the first step. This partitioning of the circuit
into smaller modules is essential to reduce the problem complexity of the VLSI physical design
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problem. Proper partitioning of a VLSI circuit will result in minimum total area occupied
by all the elements of the circuit, and reduction in the total length of interconnecting wires
between the elements, which will in turn minimize the power dissipation and time delay during
its operation. To achieve these objectives of VLSI design problem, the complex VLSI circuit
should be partitioned into smaller sub modules such that the number of wires passing between
the elements of different modules is kept minimum. For a particular partition, the sum total of
number of wires passing between the modules is known as cutsize of the partition. A partition
with modules occupying equal area will largely help in the later part of the VLSI design process
namely floorplanning, placement and routing. Hence, partitioning of VLSI circuit should be
done in such a way that, all the modules occupy more or less equal area or in other words
the uneven distribution of area among the modules, that is, imbalance in area should be kept
minimum. Hence in this work, both these objectives (i) minimizing the cutsize and (ii) mini-
mizing the area imbalance among the modules are considered for solving the VLSI partitioning
problem.
VLSI circuit partitioning is proved to be an intractable problem [14] and only satisfac-
tory solutions to the different problem instances are being generated by designing suitable
metaheuristic algorithms. In this research work, an attempt is made to design a suitable meta-
heuristic algorithm capable of producing consistent solution with lesser number of iterations for
a wider range of VLSI circuit problem.
§2. Literature survey
B.W.Kernighan and S.Lin proposed the group migration algorithm (KL algorithm) [12] for
graph partitioning problem which through the years of use has been proved to be very efficient.
However KL algorithm is designed only for bipartitioning the given circuit. C.M.Fiduccia
and R.M.Mattheyses (FM) improved the KL algorithm by introducing an elegant bucket sort-
ing technique [7]. However, FM algorithm was able to provide satisfactory solutions only for
smaller to medium size problems and also only for bipartitioning the circuit. Later Cong.J
(1994) developed k-way net based multi way partitioning algorithm to produce better quality
solutions than the FM algorithm but only for smaller size problems. Mean time hMetis [24] and
other Multilevel Clustering algorithms (MLC) were developed [8] based on the flat partitioning
methodology with an aim of further minimizing the cutsize. Later, the Multilevel Partitioning
algorithm (MLP) that is also based on the flat partitioning methodology, was developed by
Jong-Sheng (2003) and its performance surpassed the result produced by hMetis and MLC in
terms of minimal cutsize. However it is proved that flat multiway partitioning approach could
produce better quality results for smaller size integrated circuits [17,18], and due to the space
complexity (O(N.K (K-1)) where N denotes the number of cells) and poor flexibility, the ap-
proach is less efficient with larger size integrated circuits. The method of recursive partitioning
evolved by Aeribi.S [3] is found to be performing better than the flat partitioning methodol-
ogy interms of solution quality but at the cost of additional computational load. Sadiq.M.Sait
developed metaheuristic algorithms [16] based on Genetic Algorithm (GA) and Tabu search
(TS) to address relatively larger size problems and with multiple objectives. In his work he has
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proved that though GA is able to produce quality solutions for smaller size circuits and Tabu
search outperforms GA in terms of both quality of the solution and execution time even for the
larger circuits.
In this work, with an emphasis on solution quality, research focus is retained to improve
upon the recursive partitioning methodology, inspite of its heavy computational requirement
compared to the flat partitioning methodology. Also to address the problem complexity of VLSI
multi partitioning problem, which is NP-hard, an attempt is made to develop a metaheuristic
algorithm based on the robust and versatile tool, GA. To overcome the inherent scalability issue
with the GA, the Taguchi method, a robust design approach is incorporated in the genetic search
process.
§3. Problem formulation
Any VLSI circuit consisting of more than one component or element (that is either a gate or flip
flop or buffer) can be represented in the form of a hyper graph H(V,E). V = {v1, v2, v3 · · · vn}
is the set of nodes representing the elements used in the circuit and E = {e1, e2, e3 · · · en} is
the set of edges representing all the required connections between the elements. The aim of the
work is to split the given hyper graph into required number of partitions with minimum number
of inter connections between the partitions (namely the cutsize) and also with minimal area
imbalance between the modules, that is, the uneven distribution of area among the partitions.
An attempt to minimize the number of interconnecting wires between two modules by placing
the elements associated in the interconnectivity, together in one module will result in increase
in area imbalance between the two modules, and vice versa. Hence in order to achieve the
above said two contradicting objectives concurrently, the following combined objective function
is constructed.
The Combined Objective Function ( COF ):
COF =Minimize [(α1 ∗ F1) + (α2 ∗ F2)] (1)
where,
F1 = Cutsize (given in (2))
F2 = Area imbalance between the circuits (given in (3))
α1 = Weightage factor assigned to the cutsize
α2 = Weightage factor assigned to the area imbalance
The function [23] for cutsize (F1) is:
F1 =
∑
∀r∈E
(|Qr|−1)∑
i=1
(−1)i+1cQri − 2F
|Qr|∏
j=1
xj
 (2)
where,
Qr= Set of assignment variables for all non Input/Output components on net (edges) r
F =
 1 if |Qr| is even0 otherwise
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E = Set of edges
Ci
Qr = Combinations of the set Qr taken i at a time
xj = Set of nodes
The function for area imbalance (F2) is:
F2 = β1 − β2 (3)
where,
β1 = max { |P | : P is a partition }
β2 = min { |P | : P is a partition }
|P | = Number of elements in a partition
§4. Proposed methodology
A GA based heuristic namely Hybrid Taguchi Genetic Algorithm (HTGA) is proposed in this
work, to solve the VLSI circuit partitioning problem with dual objectives of minimizing the
cutsize and minimizing the area imbalance among the partitions. The proposed algorithm is
tested with fifteen popular bench mark circuits of ISCAS89, and its performance is compared
with that of the other metaheuristics reported in the literature.
4.1 Genetic Algorithm
Genetic algorithm operates on the principle of survival-of-the-fittest, where weak individuals die,
while stronger ones survive and bear many offspring and breed children, which often inherit
qualities that are, in many cases superior to their parent’s qualities [14]. GA begins with a
population offspring (individuals- representing the design/decision variables) created randomly.
Thereafter, each string in the population is evaluated to find its fitness value (that is, the
objective function value of the given optimization problem). The operators Selection, Crossover
and Mutation are used to create a new and better population. The new population is further
evaluated for the fitness values and tested for termination. If the termination criteria are not
met, the population is interactively operated by the above genetic operators and evaluated.
One cycle of these genetic operations and the evaluation procedure is known as a generation in
GA terminology. The generation cycle is continued until the termination criterion is met.
4.2 Taguchi Method
Taguchi method is a robust design approach, which uses many ideas from statistical experimen-
tal design for evaluating and implementing improvements in products, processes and equipment
[21,9]. The fundamental principle of Taguchi method is to improve the quality of a product by
minimizing the effect of the causes of variation without eliminating the inevitable causes.
The two major tools used in the Taguchi method are:
1. Orthogonal arrays (OA) which are used to study many design parameters simultaneously,
2. Signal-to-Noise Ratio (SNR) which measures quality.
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For instance, let there be an optimization problem whose solution is influenced by, say
seven factors and each of these factors can be at any of the two levels. If the objective is to find
a suitable level for each factor to find an optimal solution, then the total number of possible
experiments is 27 to find the optimal solution. An orthogonal array (OA), an example shown in
Table 1, represents a set of recommended limited number of experiments, (eight for the example
shown in Table 1, needed to find a suitable level for each factor to achieve an optimal solution
at a faster rate. Thus, with the help of only these 8 experiments out of a total 27 possible
experiments, the best solution can be found with each factor being at a suitable level. The
orthogonal arrays are represented as Ln(x
n−1), where n = 2k is the number of experimental
runs, k is a positive integer, x is the number of levels for each factor and n− 1 is the number
of columns in an orthogonal array. The example OA is shown in the Table 1, is of L8(2
7) type.
The second tool of Taguchi method, the SNR, is used to find which level is suitable for
each factor; SNR calculation is discussed with an example in Section ??. In communication
engineering parlance, the Signal to Noise Ratio means the measure of signal quality, which
corresponds to the solution quality in Taguchi method. While conducting each experiment as
per the orthogonal array, the objective function value is computed, and the effect of each of the
two levels on each factor in contributing to the objective function value is computed. A level
to a particular factor, which gives the maximum effect in contribution to the objective function
value, is optimal for the concerned factor. As the effect is maximum for this level, it is said
to have maximum influence or the maximum Signal to Noise Ratio (SNR) and so considered
as optimal level for the factor. With the conduct of all the experiments as per the orthogonal
array, the solution obtained with optimal level for each factor, is the optimum solution for the
given optimization problem.
4.3 Hybrid Taguchi Genetic Algorithm (HTGA)
In the proposed Hybrid Taguchi Genetic Algorithm (HTGA) to solve the VLSI partitioning
problem, the Taguchi method is embedded within GA, between the crossover and mutation op-
erations, to improve all the solutions of the intermediate population obtained after the crossover
operation and before subjected to the subsequent mutation operation.
The proposed HTGA is designed to generate multi-partitioning solutions for larger size
VLSI problems through the recursive approach, recomented by Areibi.S [3]. The adapted
recursive approach applies bipartitioning recursively until the desired number of partition is
obtained, which is illustrated in the example shown in Fig. 1, where a single VLSI circuit is
recursively partitioned into eight partitions.
Figure 1: Recursive partitioning of a VLSI circuit
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In HTGA, genotype representation is used to code a feasible solution as a chromosome
[4,14]. The zeros and ones in a chromosome represents either of the two partitions they belong
to. In case of multiple partitions through recursive partitioning, each of the divided chromo-
somes representing each partition will have zeros and ones representing either of the two sub
partitions.
A bipartition solution of a VLSI circuit having components v1, v2, v3, v4, v5 and v6 shown
in the Fig. 2 is encoded as a solution chromosome as shown in Fig. 3. The digit one represents
that the element is present in the partition P1 otherwise in P2.
Figure 2: A bipartitioning solution of the example VLSI circuit
v1 v2 v3 v4 v5 v6
1 0 1 0 0 1
Figure 3: Chromosome representation of bipartition solution
When the bipartition solution shown in Fig.3 is further partitioned through recursive
method, that is, when P1 is partitioned into P1(a) and P1(b) and P2 is partitioned into P2(a)
and P2(b), a sample solution shown in Fig.4 is encoded as a solution chromosome as shown in
Fig.5.
Figure 4: A recursive partitioning solution of the example VLSI circuit
In the proposed HTGA, the random initial population of partitioning solutions is subjected
to selection and crossover operations. The resultant intermediate population obtained through
the cross over operations is fed to the local search mechanism, Taguchi method module of the
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v1 v3 v6 v2 v4 v5
1 0 1 1 0 1
Figure 5: Chromosome representation of the solution with four partitions
HTGA. This phase of the HTGA creates a new improved intermediate population of same size
with each solution entirely different from the initial solutions of the intermediate population
resulted out of crossover operation of GA.
The algorithm shows the Taguchi phase in HTGA.
Algorithm
Encode the random initial population of solution
Do while the termination criteria is not met
Step 1: Perform Reproduction
Step 2: Perform Crossover
Step 3: Taguchi Method
a: Select a suitable orthogonal array
Do while the size of the population is reached
Do while an improved solution is found
Step b: Random selection of pair of chromosome.
Step c: Calculate SNRs.
Compute Effect of Factors.
Select the optimal bit
Step d: Construct new chromosome
End Do
End Do
Step 4: Perform Mutation
End Do
Decode the best solution in the final population to get the optimal partition.
In each iteration of this phase, a pair of chromosomes, say X and Y are selected at random
from the intermediate population and a better chromosome Z is evolved by choosing each gene
either from chromosome X (level 1) or from chromosome Y (level 2). The Taguchi method
of producing a better chromosome Z from a randomly chosen two chromosomes X and Y is
illustrated in Table 2. Selection of suitable level is done by conducting eight experiments as per
the example orthogonal array, shown in Table 1. For each experiment the functional value which
is COF of experimental chromosome is computed. As the problem is minimization problem, the
signal to noise ratio, SNR (ηi) for each experiment i is computed as a reciprocal of COF value
of the experimental chromosome. Having calculated the SNR value for all the experiments,
for each gene, the effect of choosing from level 1 (chromosome X) or level 2 (chromosome Y)
chromosome is computed as equations 4 and 5.
Ef1 =
n∑
i=1
SNR(ηi), when gene i is belongs to level 1 (4)
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Ef2 =
n∑
i=1
SNR(ηi), when gene i is belongs to level 2 (5)
The gene is selected from the level for which the effect of factor Efi is maximum and the
improved chromosome Z is thus constructed with all such selected genes in their respective
positions.
The above said iteration is repeated by selecting another pair of chromosomes from the
intermediate population and a new chromosome is created. The procedure is repeated till the
new intermediate population of required size is created. This improved intermediate population
is fed to the subsequent mutation operator of generation cycle of GA. The generation cycle of
HTGA is repeated till the termination criterion is met.
§5. Results and discussions
The proposed algorithm, HTGA was coded in C++ and experiments were conducted in an
IBM Pentium D PC with 3.20 GHz Processor. The HTGA was tested with fifteen number of
ISCAS89 (International Symposium of Circuit And Systems) benchmark circuits. The details
of the benchmarks are shown in Table 3. To measure the effect of Taguchi method in the
proposed HTGA, the performance of HTGA is compared with that of the standard template
of GA, that is, a genetic algorithm without the hybridization of Taguchi method. To make the
comparison on a common platform the standard GA is also coded in C++, run on the same
machine and tested with the same benchmark circuits.
In the proposed HTGA tournament selection is used for reproduction operation, Single cut
point crossover is used in the crossover operation and Flap bit mutation is used for mutation
operation. The parameters used in HTGA are as below.
1. Population Size = 20
2. Crossover probability (Pc) = 0.6
3. Mutation probability (Pm) = 0.01
4. Termination Criterion = A predefined number of iterations for a given circuit or a
predefined satisfactory COF value, whichever occurs first.
5. Orthogonal array used in the Taguchi experimentation is L8(2
7).
The best values for the individual parameters are fixed by conducting trials and on satis-
factory performance. The crossover probability Pc was varied from 0.4 to 0.9, and the GA is
found able to converge faster with a crossover probability Pc of value 0.6. Similarly the muta-
tion probability Pm was varied between 0.001 to 0.1 and the GA with the mutation probability
Pm of value 0.01 is found able to retain more number of better solution than worse solution at
the end of GA cycle.
For all the bench mark circuits taken in this work, the proposed algorithm HTGA is able
to outperform the standard Genetic Algorithm both in bipartitioning application and so in
recursive partitioning application, again both in terms of number of iterations required to reach
a nearer-to-optimal solution and also in terms of the quality of the solution, that is the absolute
value of COF . The results of this comparative study between GA and HTGA in bipartitioning
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and in recursive partitioning (four partitions) are shown in Tables 4 and 5 respectively.
It can be seen from both Tables 4 and 5, that the CPU time taken by HTGA is higher
compared to the standard GA for smaller circuit, which may be attributed to the additional
computational load required because of the Taguchi method of HTGA. However it can be also
seen from these tables that, for larger circuits, the CPU time taken by HTGA is substantially
lower than standard GA, which can be attributed to the efficiency of HTGA in reaching the
solutions with lesser number of generation cycles.
It is observed that because of the Taguchi method after the crossover operation, HTGA
is able to converge at a faster rate than that of the standard GA, which is explained with a
sample benchmark problem S832 in Fig.6.
Figure 6: Convergence comparison between GA and HTGA for the benchmark problem S832
For each of the fifteen ISCAS89 benchmark circuits the experiment is conducted with
25 sets of different initial random populations, again with each initial random population the
experiment is repeated 100 times to access the consistency rate of the solution produced by the
proposed HTGA. The percentage consistency rate is computed as {( number of trials getting
COF value within five percent of the best found COF value /total number of trials )*100}.
The summary of the findings are shown in Table 6, which exhibit that the consistency rate of
proposed HTGA is considerably higher than the normal GA.
The performance of the HTGA is also compared with that of two meta heuristics, reported
in the literature [16] viz (i). GA based heuristic, (ii). Tabu Search based heuristic. The cutsize
obtained by these heuristic and the proposed HTGA is shown in Table 7.
It can be seen from the Table 7, that though the GA based heuristic proposed in the
literature [16] is effective in minimizing the cutsize for smaller benchmark circuits, the Tabu
Search based heuristic given in the literature is able to outperform the GA for larger benchmark
circuits. The proposed HTGA overcomes this issue and produces lesser cutsize for all the
benchmark circuits except S386 and S5378. For these two circuits cutsize produced by HTGA
is marginally higher than the Tabu Search based meta heuristics but lower than GA based
heuristics. The effectiveness of HTGA in producing better quality solutions could be attributed
to the systematic reasoning ability of the Taguchi method, which is built in the proposed HTGA.
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Again the proposed HTGA may be made to surpass the performance of TS for the circuits S386
and S5378 by designing an improved OA even with more than 2 levels, (if required), which is
a part of the scope for future work.
As the hMetis [24] algorithm, and other algorithms such as MLP, MLC mentioned in the
literature in section 2 are suited for only flat partitioning [3] and are capable of producing
solutions even for very large size problems with appreciably lesser time with the objective of
producing solution with satisfactory quality level, the run time of hMetis, MLP, MLC cannot
be compared with that of the proposed HTGA, which uses recursive partitioning methodology
and whose solution quality is expected to be much higher than that of the flat partitioning
methodology [3,17-18].
Due to the recursive nature and a larger number of computations involved in OA, HTGA
needs more computational time for larger scale benchmarks. However this issue could be ad-
dressed by constructing dedicated OA with more number of factors. And grouping of higher
cardinality edges in a particular partition (Pi) instead of doing random initial population gen-
eration, which is again the scope for future work.
§6. Conclusion
In this work, an attempt is made to solve the VLSI circuit partitioning problem with an objective
of minimizing the cutsize, that is, the number of wires passing between the partitions and also
balancing the area between the partitions. An efficient hybrid Genetic Algorithm incorporating
Taguchi method as a local search mechanism, named as, Hybrid Taguchi Genetic Algorithm
(HTGA) has been developed to solve both the bipartitioning and recursive partitioning problem
in the VLSI design process. The proposed HTGA is tested with a wide range of ISCAS89
benchmark circuits and its performance is compared with that of a standard GA (without the
use of Taguchi as a local search tool) and it is found that HTGA out performs the standard
GA both in terms of solution quality and the number of iterations required for reaching the
nearer-to-optimal solution, due to the systematic reasoning ability of the Taguchi method. The
experimentation with proposed HTGA was also repeated with the same and different input data
sets and it was found that the proposed HTGA is consistent in producing quality solutions.
The performance of HTGA is also compared with that of the GA and Tabu Search based
meta heuristics reported in the literature. And it is found that the proposed HTGA is able to
give better solutions than the GA based heuristics for all the benchmark circuits considered
in this work. Compared to the Tabu Search based heuristic, the proposed HTGA is able to
produce better solution for all the benchmark circuits except S386 and S5378. Again HTGA
may be made to surpass the performance of TS for the circuits S386 and S5378 by designing
an improved orthogonal array (OA) even with more than 2 levels (if required) which is a part
of the scope for the future work.
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Appendix:
Table 1: An example Orthogonal Array, L8(2
7)
Factors
1 2 3 4 5 6 7
Experiment A B C D E F G
number Levels assigned
1 1 1 1 1 1 1 1
2 1 1 1 2 2 2 2
3 1 2 2 1 1 2 2
4 1 2 2 2 2 1 1
5 2 1 2 1 2 1 2
6 2 1 2 2 1 2 1
7 2 2 1 1 2 2 1
8 2 2 1 2 1 1 2
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Table 2: An example calculation of Taguchi method.
Step a: Select a suitable two level orthogonal array, say L8(2
7) shown in Table 1
Step b: Randomly select two chromosomes from the intermediate crossover population
Chromosome X : 1 0 1 1 1 1 1 (level 1)
Chromosome Y : 0 1 1 1 0 1 0 (level 2)
Step c: Taguchi Experiment
Factors
1 2 3 4 5 6 7
Experiment A B C D E F G Function SNR(ηi)
value COFi
1 1 0 1 1 1 1 1 3.5 0.28
2 1 0 1 1 0 1 0 2.0 0.50
3 1 1 1 1 1 1 1 4.0 0.25
4 1 1 1 1 0 1 1 5.0 0.20
5 0 0 1 1 0 1 0 3.0 0.33
6 0 0 1 1 1 1 1 3.0 0.33
7 0 1 1 1 0 1 1 3.0 0.33
8 0 1 1 1 1 1 0 5.0 0.20
Ef1 1.23 1.44 1.31 1.19 1.06 1.14 1.14
Ef2 1.19 0.98 1.10 1.23 1.36 1.41 1.28
Optimal Level 1 1 1 2 2 2 2
Step d: Construct a new chromosome
Optimal
Chromosome Z 1 0 1 1 0 1 0
Table 3: Details of ISCAS89 benchmark problems tested with HTGA
S.NO Benchmark Number of Number of
Circuit Code Elements Interconnections
1 S27 18 13
2 S208 117 108
3 S298 136 130
4 S386 172 165
5 S641 433 410
6 S832 310 291
7 S953 440 417
8 S1196 561 547
9 S1238 540 526
10 S1488 667 648
11 S1494 661 642
12 S5378 2994 2944
13 S9234 5845 5822
14 S13207 8652 8530
15 S15850 10384 10296
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Table 4: Performance comparison between GA and HTGA in bipartitioning
Benchmark Circuit Standard Genetic Algorithm
Cut size Area COF No. of CPU
(F1) (F2) Generations time (s)
S27 3 2 2.5 2 2
S208 30 20 25 25641 552
S298 15 26 20.5 4872 95
S832 40 84 62 28436 278
S386 38 101 69.5 7985 165
S641 47 128 87.5 33700 1506
S953 95 139 117 27741 600
S1196 110 13 61.5 6654 396
S1238 98 65 81.5 4385 380
S1488 104 10 57 9359 1058
S1494 104 18 61 8659 1102
S5378 541 30 285.5 12658 1956
S9234 1082 42 562 28958 4558
S13207 1602 80 841 30258 6582
S15850 2186 24 1105 38598 8965
HTGA
S27 3 1 2 2 2
S208 27 18 22.5 9189 659
S298 13 25 19 2346 112
S832 39 74 56.5 18849 290
S386 32 95 63.5 3339 170
S641 44 117 80.5 29221 1600
S953 84 141 112.5 21080 556
S1196 102 13 57.5 4159 398
S1238 73 74 73.5 2958 302
S1488 92 18 55 8158 650
S1494 101 19 60 6858 520
S5378 463 36 249.5 9958 952
S9234 915 46 480.5 12554 2858
S13207 1328 91 709.5 20587 4965
S15850 1665 30 847.5 25987 4895
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Table 5: Performance comparison between GA and HTGA in Multi-Partitioning(4-Partitions)
Benchmark Circuit Standard Genetic Algorithm
Cut size Area COF No. of CPU
(F1) (F2) Generations time (s)
S27 6 3 4.5 11 15
S208 45 19 32 37580 705
S298 55 19 37 10144 192
S832 97 27 62 48325 596
S386 72 105 88.5 16470 421
S641 99 83 91 49435 3254
S953 102 115 108.5 45434 1000
S1196 123 8 65.5 12065 821
S1238 118 49 83.5 8658 859
S1488 112 6 59 15285 3548
S1494 123 11 67 16258 2658
S5378 552 25 288.5 24585 4586
S9234 1125 33 579 45866 5486
S13207 1658 45 851.5 60258 8456
S15850 2103 18 1060.5 66558 12455
HTGA
S27 5 2 3.5 10 13
S208 34 20 27 17125 802
S298 48 22 35 4913 185
S832 85 21 53 26218 630
S386 69 98 83.5 15264 513
S641 80 52 66 34934 3951
S953 123 68 95.5 31849 916
S1196 112 10 61 4586 795
S1238 98 40 69 4589 698
S1488 102 6 54 10258 2854
S1494 119 11 65 12859 1425
S5378 545 22 283.5 18548 1922
S9234 1123 30 576.5 25866 3596
S13207 1659 42 850.5 40287 4987
S15850 2102 18 1060 39854 7584
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Table 6: Comparison on consistency rate between GA and HTGA
Benchmark Consistency rate
Circuit Genetic Algorithm HTGA
S27 40 60
S208 46 63
S298 52 68
S832 58 66.25
S386 62.5 71
S641 48 62
S953 46 63
S1196 48 69.65
S1238 40.5 70.6
S1488 45.26 69.24
S1494 49.65 65
S5378 55 70.65
S9234 48.4 67.25
S13207 59.65 69
S15850 51 68.6
Table 7: Cutsize Comparison of HTGA with GA and TS (S.MSait)
Benchmark Cutsize of the Benchmark Circuits
Circuit Genetic Algorithm Tabu Search HTGA
S298 19 24 13
S832 45 50 39
S386 36 30 32
S641 45 59 44
S953 96 99 84
S1196 123 106 102
S1238 127 79 73
S1488 104 98 92
S1494 102 101 101
S5378 573 430 463
S9234 1090 918 915
S13207 1683 1332 1328
S15850 2183 1671 1665
